

VLSI IMPLEMENTATION OF A NUMERICAL PROCESSOR FOR ROBOTICS\*

J. L. Turney and T. N. Mudge

Department of Electrical and Computer Engineering  
University of Michigan  
Ann Arbor, MI 48109

ABSTRACT

This paper presents the preliminary specification for a very large scale integrated (VLSI) circuit implementation of a single chip processor for dedicated numerically intensive applications. In particular, the numerical processor is intended for the real-time control of a robot arm. The architecture of the processor is outlined, and preliminary timing figures are given. The control strategy for the control of a robot arm is discussed. Finally, the results of a functional simulation of the processor executing part of a control program are presented.

**Keywords:** Robotics, VLSI, Controller.

INTRODUCTION

This paper presents the preliminary specification for a very large scale integrated (VLSI) circuit implementation of a single chip processor for dedicated numerically intensive applications. Circuit densities commensurate with levels of integration projected for the mid-1980s are assumed. The proposed numerical processor (NP) is suitable for real-time control where sophisticated control strategies require very large numbers of high precision arithmetical operations to be performed for every input/output transaction. In particular, the NP is intended for the real-time control of a robot arm. The NP functions as an attached processor of a general purpose minicomputer. Conceptually, it lies between Floating Point Systems' AP120B [F179], a high performance numerically oriented attached processor, and the Intel 8087 [Pa80], a single chip

numerically oriented attached processor in the Intel 8086 family of components [In79]. All three work with floating-point numbers. The NP differs from the AP120B by being much simpler, less flexible, slower, and by having a smaller word size (32 bits versus 38 bits). It differs from the 8086 by having its own on chip program memory, input/output buffers to facilitate real-time applications, and two independent function units. However, the 8087 has a more flexible number format, and can deal with several variants of the IEEE floating point standard up to and including the 80 bit format.

The motivation for this work arose during the planning of a multirobot assembly system at the University of Michigan [LM80]. This system is shown in Figure 1.




Figure 1. Multirobot System.

Most of the major hardware components of

\*This work was supported in part by an unrestricted grant from Fairchild Camera and Instrument Corp.

this system are in place and operational. Those components shown surrounded by broken lines represent future extensions. Consideration of the computing needs of such a system leads to the idea of "application-directed" machines to perform the tasks of vision and real-time arm control. Processors to do this are shown in Figure 1 as blocks labeled "Attached Processor". The one at the top left is for vision and the other two are for robot arm control. The NP discussed in this paper is intended to satisfy the requirements of an attached processor for robot arm control. The additional specification that the NP be realized as a single chip processor arose out of a desire to develop a substantial project to test out the VLSI systems design program at the University of Michigan. However, a prototype will be constructed from low power Schottky TTL components to allow the robotics work to be decoupled from the VLSI work. This preliminary study assumes the NP will be implemented in nMOS because our present expertise is in this technology. However, our eventual aim is to investigate the design of the NP in a faster technology that still has the density of integration associated with nMOS. A prime candidate is the I3L (Isoplanar Integrated Injection Logic) technology developed by Fairchild Corporation.

This paper is organized as follows. The next section discusses the architecture of the NP. Section 3 discusses the intended application of the NP--robot arm control. Section 4 presents the simulation result from a functional simulation of the NP. Section 5 is the conclusion.




Figure 2. Numerical Processor.

## ARCHITECTURE

Figure 2 shows a block diagram of the proposed NP. The major components are as follows:

1. A 32 bit floating point adder unit (AU).
2. A 32 bit floating point multiplier unit (MU).
3. A 256x32 register file (RF).
4. A 32x32 bit input buffer (IB).
5. A 32x32 bit output buffer (OB).
6. A 1Kx50 bit program memory (PM).
7. A 4x10 bit program counter stack (PCS).
8. A 1x50 bit program memory data register (PMDR).
9. A 16 bit loop counter (LC).
10. Condition code logic (CC).

A preliminary gate level logic design and layout of an nMOS realization of the chip, using the design rules given in [MC80], indicates that 50% of the area will be occupied by the AU, MU, RF and PM. The other components occupy less than 10% of the area, and the buses, control signal lines, and bonding pads occupy the remaining 40% of the chip. An estimate, based on a logic gate count, of the number of active devices required by the chip indicates that 90% will be contained in just four of the components--the AU, MU, RF, and PM. The estimate shows 16K devices are required for the AU, 32K for the MU, 16K for the RF, and 55K for the PM. The estimate for the total device count works out to be 150K. This is well within projections for single chip systems in the mid 1980's. At that time 1 million devices/chip are anticipated [PS80].

The floating point number format used in the design study is the 32 bit proposed IEEE standard described in [Co79]. In this format a normalized nonzero number  $X$  has the form:

$$X = (-1)^S \times 2^{E-127} \times 1.F$$

where,

- S = sign bit
- E = 8 bit exponent biased by 127
- F = 23 bit fraction which, together with an implicit leading 1, yields the

significant digit field  
"1.---".

Both the AU and the MU were designed to handle this normalized format. However, the rounding modes, rounding precision control, infinity arithmetic, denormalized arithmetic, most of the floating point exceptions, and the various extended formats called for by the proposed standard were not considered in the design of either the AU or the MU. Naturally, inclusion of any of these features would increase the complexity of both the AU and MU, and estimates of the device count would have to be adjusted accordingly.

The AU is a three stage pipeline with the first stage performing fraction alignment, the second stage performing fraction addition, and the final stage performing normalization. Alignment is performed using an 8 bit subtractor with full lookahead to determine the number of shifts needed followed by a 5 ( $= \lceil \log_2 24 \rceil$ ) level 24 bit barrel shifter to execute the shifts. Fraction addition is performed using a standard 24 bit binary adder structure with partial carry lookahead across groupings of 4 bits. Normalization is performed using another 24 bit barrel shifter. The basic machine cycle (M-cycle) is targeted at 500 nS. Each stage of the pipeline completes its task within an M-cycle, thus when the AU is in streaming mode--operands are being fed to it as fast as possible--it produces a result every 500 nS. The AU is constructed from standard NOR/NOR PLAs (program logic arrays--see [MC80]) having an estimated delay of 50 nS. This is fast enough to be used as a building block in the construction of an alignment stage--potentially the most time consuming of the AU's three stages--that can operate within 500 nS. It is also fast enough to construct the binary adder for the fraction addition, as well as the barrel shifter for the normalization stage.

The MU is also a three stage pipeline with the first stage performing partial product generation and carry-save addition, the second stage performing carry propagation addition to produce the unnormalized 48 bit product fraction, and the final stage performing normalization, truncation to 24 bits, and exponent addition. The design of the multiplier is quite standard (see [Ku78]). Stage one uses a tree of 3-input to 2-output carry-save adders, implemented with PLAs as the basic building block. With a tree height of 8 ( $= \lceil \log_{3/2} 24 \rceil$ ) and 50 nS delay per PLA the 500 nS time limit for a pipeline stage is easily met (generating

the partial products requires only an array of AND's and adds only 15 nS to the delay time). Stage two uses a 48 bit adder with full lookahead. The lookahead is across groups of 4 bits, and is performed by lookahead units that are realized as PLAs. The lookahead units themselves produce group propagate and group generate signals which feed another level of lookahead units. This process is continued in the standard fashion to produce a lookahead tree of height 3 ( $= \lceil \log_4 48 \rceil$ ). The total time to add is thus  $(3 \times 2) \times 50 = 150$  nS plus the delay through a full adder (50 nS). The third stage performs normalization using a shift register--normalization after multiply never requires more than a one position right shift if numbers are represented in the format above. The final step in stage three--exponent addition--is performed using a simple 8 bit ripple carry adder. The effect of normalization on the exponent is also accounted for by reusing this adder.

Notice that in both the design of the AU and the MU very conservative timing estimates were used. The only critical parts are stage one of the AU (alignment) and stage one of the MU (the carry-save adder tree).

The PM is to be realized as a 1Kx50 bit dynamic memory. The design is based on the standard single transistor dynamic memory cell (see [CB80]). The memory is organized as 50 "planes" of 32x32 cells. The PM is addressed using a 4x10 bit program counter stack which allows convenient subroutine linkage between subroutines nested up to three deep. Refresh for the memory is achieved by cycle stealing every 16th instruction fetch (this has not been taken into account in the performance figure of the next section). The refresh address is kept in a 5 bit counter that is incremented every 16th M-cycle. The PM can be regarded as being a writeable control store, i.e., programming the NP is essentially done at the microcode level. The instruction format is shown in Figure 3. There are two basic types of instructions distinguished by the leftmost two bits.

Type 1 control the AU and MU indicating which registers in the RF are the sources for their operands and which registers are the destinations for their results. Fields SA1 and SA2 indicate sources for the AU, and field DA indicates a destination for the AU's result. Similarly for the MU--see Figure 3. Provision is made to specify a no-operation for the AU and/or the MU. Since both the AU and the MU are three stage pipelines and since it takes one M-cycle to move data to these




Figure 3. Instruction Formats.

units (see later), the destination field information is not needed by the control logic until four M-cycles after the source field information. To account for this both the destination fields of the PMDR are piped through their own four stage delay lines before being decoded by the control logic. The leftmost two bits must also be piped through a four stage delay to allow the control logic to determine whether or not to ignore the output of the destination field delay lines. This technique for controlling pipelines is explained in more detail in [Ko77].

Type 2 instructions control data transfers from the head of the IB FIFO to registers in the RF, as well as from the registers in the RF to the tail of the OB FIFO (specified by fields IB and OB in the format of Figure 3). Type 2 instructions also handle branching. A 10 bit next address field (NA in the format of Figure 3) is stacked on the PCS if the condition indicated by the CC field is met. Conditions include: IB full; OB full; result of add positive; result of add negative; result of add zero; always true, i.e. an unconditional branch. Detection of the conditions is performed by the condition code logic--CC in Figure 3. To use the NP efficiently type 2 instructions should be kept to a minimum.

Notice that the instruction format is very "horizontal" allowing concurrent operation of the AU and the MU to be specified. The job of taking advantage of this potential for concurrency is left entirely up to the user. This means that program preparation is quite complex if maximum use is to be made of the NP. However, as stated in the introduction the NP is intended for dedicated

environments where it is likely to execute only a very small set of programs. The development of these programs should be considered as part of the overall system design. As noted earlier, this approach to program development is more in line with microcode development than standard program development.

The RF is a 256x32 bit static memory. The design is based on the standard six transistor static memory cell (see [OY80]). It is organized as 256 32 bit registers. The registers share a single 32 bit wide output bus and a single 32 wide input bus (see Figure 2). The output bus connects the registers to the two AU inputs, to the two MU inputs, and to the tail of the output buffer, OB. During type 1 instructions the use of the output bus is multiplexed. Data is moved from the RF registers to the two AU inputs and the two MU inputs in four steps--one step per input. The complete transfer takes an M-cycle; each step takes 125 nS. The input bus connects the output of the AU, the output of the MU, and the head of the IB to the RF registers. As with the output bus, during type 1 instructions, the input bus is multiplexed. Data is moved from the AU output and the MU output in two steps, one step per output. The complete transfer takes an M-cycle; each step takes 250 nS.




Figure 4. PUMA 600 Robot Arm.

For data to make a round trip from a register through a function unit and back to a register takes five M-cycles.

The IB and the OB are 32 word FIFO buffers for input and output respectively. In the case of the IB, data can be added to the tail and removed from the head asynchronously, unless the buffer is full. Adding to the tail is under the control of an external clock which need not run synchronously with the chip timing. This requires a synchronizer circuit. Designing correctly operating synchronizers can be very involved; however, it need not be since the problem has been thoroughly studied in [SC79]. The operation of the OB is also asynchronous in a similar fashion.

Finally, the PM and the PCS can be loaded through the input port to allow the chip to function as an attached processor.

#### ROBOT CONTROL

As mentioned earlier, the design philosophy of the NP is oriented toward dedicated numerically intensive applications. A practical example of this type of application is the control of a robot arm where the arm response is limited by the complexity of control computation. In particular, we are interested in using the NP in the real time control of a robot arm, specifically, the Unimation PUMA 600. It is a six link arm having all revolute joints and is illustrated in Figure 4.

The overall control strategy for an arm such as the PUMA involves five basic stages. These stages are as follows.

- (1) A path planning stage. The user specifies a sequence of points through which the arm's hand should move. This stage of the strategy determines a cartesian space hand trajectory which passes through the user specified points without exceeding actuator torque limitations [WL78].
- (2) Orientation matrix calculation. Orientation matrices  $A_i^1$  of the  $i$ th link with respect to the base, or zeroth, frame are determined [DH55]. These are used in stages 3 and 4.
- (3) Trajectory transformation. The cartesian coordinate hand trajectory given in terms of the angular velocity,  $\omega$ , and linear velocity,  $v$ , must be converted into equivalent joint angular velocities,  $\dot{\theta}$ , and accelerations  $\ddot{\theta}$  (six vectors for the PUMA arm). There are several approaches to this problem [Wn69],

[LW80a].

- (4) Gross motion control. The actuator torques  $\tau$  (a six vector) required to achieve the previously determined  $\dot{\theta}$  and  $\ddot{\theta}$  are computed using an iterative set of equations [LW80b], [TM80]. Because this stage represents a potential computational bottleneck, we have chosen to benchmark our NP processor using it. The equations are shown in more detail in Figure 5. Where  $\omega_i$  and  $\alpha_i$  are angular velocity and acceleration;  $a_i$  is the linear acceleration;  $f_i$ , and  $n_i$  the force and torque at the  $i$ th joint;  $r_i$  and  $R_i$ , the distance from the  $(i-1)$ th origin to the  $i$ th origin and center of mass, respectively.  $J_i$  is an inertial tensor about the  $(i-1)$ th axis. All vectors and tensors are represented in frames fixed in the  $i$ th frame. The actuator torques are obtained from the torques  $n_i$  by  $\tau = z_{i-1}^0 n_i$ . See [TM80] for more details.
- (5) Fine Motion (Accommodation). To achieve the final hand adjustment, techniques similar to the one described in [PS76] are normally used. We plan to employ a new method that makes use of the same dynamic equations used in the gross motion phase.

$$\begin{aligned} \dot{z}_i &= A_i^{i-1} (\dot{z}_{i-1} + \dot{\theta}_i z_{i-1}) \\ \ddot{z}_i &= A_i^{i-1} (\ddot{z}_{i-1} + \ddot{\theta}_i z_{i-1} + \dot{z}_{i-1} \dot{\theta}_i) \\ \ddot{\theta}_i &= \dot{\theta}_i \dot{\theta}_i + A_i^{i-1} \ddot{\theta}_{i-1} \\ \ddot{z}_i &= \dot{\theta}_i z_i + A_i^{i-1} \ddot{z}_{i-1} + \dot{\theta}_i \dot{z}_i \\ \ddot{\theta}_i &= \ddot{\theta}_i + \dot{\theta}_i \dot{\theta}_i = A_i^{i-1} \ddot{\theta}_{i-1} + \dot{\theta}_i \dot{\theta}_i + A_i^{i+1} \ddot{z}_{i+1} \\ (\ddot{\theta}_i)_x &= (\dot{\theta}_i J_i)_{xy} - (\dot{\theta}_i J_i)_{yx} \text{ and similarly for } y \text{ and } z \\ \text{and where} \\ \dot{\theta}_i &= \begin{pmatrix} -(\omega_y^2 + \omega_z^2) & \omega_x \omega_y - c_z & \omega_x \omega_z + c_y \\ \omega_y \omega_x + c_z & -(\omega_z^2 + \omega_x^2) & \omega_y \omega_z - c_x \\ \omega_z \omega_x - c_y & \omega_z \omega_y + c_x & -(\omega_x^2 + \omega_y^2) \end{pmatrix} \\ J_i &= \begin{pmatrix} \frac{-I_{xx} + I_{yy} + I_{zz}}{2} & R_x R_y & R_x R_z \\ R_y R_x & \frac{I_{xx} - I_{yy} + I_{zz}}{2} & R_y R_z \\ R_x R_x & R_z R_y & \frac{I_{xx} + I_{yy} - I_{zz}}{2} \end{pmatrix} \end{aligned}$$

where  $I$  is the inertial tensor of the  $i$ th link about the  $(i-1)$ th axis.

Figure 5. Equations of Motion.

## SIMULATION RESULTS

To illustrate the effectiveness of the NP a functional simulation was performed using APL. The iterative set of equations for computing the actuator torques were used as a benchmark (see Figure 5). These were programmed for the NP. A listing of the program is given in the Appendix. The NP is operating at its maximum rate when both function units are in streaming mode. In this mode it is producing the results of two floating-point operations every M-cycle, i.e. it is operating at a rate of 4 MFLOPS. Our simulation showed that about 73% of the time the function units produced results, i.e. the NP was operating at an average of 2.93 MFLOPS for this benchmark. To achieve this considerable time was spent hand optimizing the program (see Appendix). Scheduling two pipelined function units is time consuming. Support software to help with this aspect of program preparation is being considered.

## CONCLUSION

The encouraging performance figures of the simulation indicate that the NP would be a valuable component for the designer of real-time systems who is faced with compute bound bottlenecks. Further simulation is being performed using the remaining components of the control strategy as benchmarks, and the addition of another function unit to perform reciprocals is being planned. The ultimate success of this study depends on whether or not the detailed circuit design can be carried through successfully to realize the NP as we have specified it.

The authors would like to thank Professors Dan Atkins and George Lee for their advice and comments.

## REFERENCES

- [CB80] Chan, J. Y., J. J. Barnes, C. Y. Wang, J. M. DeBlasi, and M. R. Guidry, "A 100nS 5V Only 64Kx1 MOS Dynamic RAM," IEEE J. Solid-State Circuits, Vol. SC-15, No. 5, Oct. 1980, pp. 839-846.
- [Co80] Coonen, J. T., "An Implementation Guide to a Proposed Standard for Floating-Point Arithmetic," Computer Magazine, Jan. 1980, pp. 68-79.
- [DH55] Denavit, J., R. S. Hartenberg, "A Kinematic Notation for Lower-Pair Mechanisms Based on Matrices," Jour. Applied Mechanics, Jun. 1955.
- [F179] Processor Handbook, Floating Point Systems, Document #860-7259-003, Feb. 1979.
- [In79] The 8086 Family User's Manual, Intel Corp., Oct. 1979.
- [Ko77] Kogge, P. M., "The Microprogramming of Pipelined Processor," Proc. of the 4th Annual Symp. on Computer Architecture, March 1977, pp. 63-69.
- [Ku78] Kuck, D. J., The Structure of Computers and Computations, John Wiley, 1978.
- [LM80] Lee, C. S., T. N. Mudge, E. J. Delp, R. A. Volz, D. E. Atkins, and S. Ganapathy, Advanced Control for Multirobot Assembly Systems, Proposal to NSF Automation, Bioengineering, and Sensing Program, Dec. 1980.
- [LW80a] Luh, J.Y.S., M. W. Walker and R.P.C. Paul, "Resolved-Acceleration Control of Mechanical Manipulators," IEEE Trans. Automatic Control, Vol. AC-25, No. 3, Jun. 1980, pp. 468-473.
- [LW80b] Luh, J.Y.S., M. W. Walker, and R.P.C. Paul, "On-Line Computational Scheme for Mechanical Manipulators," Trans. ASME: Jour. of Dynamic Systems, Measurement, and Control, Vol. 120, Jun. 1980, pp. 69-76.
- [MC80] Mead, C. A., and L. A. Conway, Introduction to VLSI Systems, Addison-Wesley, 1980.
- [OY80] Ohzone, T., J. Yasui, T. Ishihara, and S. Horiuchi, "An 8Kx8 Bit Static MOS RAM Fabricated by n-MOS/n-Well CMOS Technology," IEEE J. Solid-State Circuits, Vol. SC-15, No. 5, Oct. 1980, pp. 854-861.
- [Pa80] Palmer, J., "The Intel 8087 Numeric Data Processor," Proc. 7th Annual Symp. on Computer Architecture, La Baule, France, May 1980, pp. 174-181.
- [PS80] Patterson, D. A., and C. H. Sequin, "Design Considerations for Single-Chip Computers of the Future," IEEE Trans. Computers, Vol. C-29, No. 2, Feb. 1980, pp. 108-116.
- [PS76] Paul, R., and B. Shimano, "Compliance and Control," Proc. of Joint Automatic Control

Conference, Purdue University, Jul. 1976.

- [SC79] Stucki, M. J., and J. R. Cox, "Synchronization Strategies," Proc. Caltech Conf. on VLSI, Jan. 1979.
- [TM80] Turney, J., T. N. Mudge, C.S.G. Lee, Equivalence of Two Formulations for Robot Arm Dynamics, SEL Report 142, ECE Department, University of Michigan, Dec. 1980.
- [Wh69] Whitney, D. E., "Resolved Motion Rate Control of Manipulators and Human Prostheses," IEEE Trans. Man-Machine Systems, Vol. MMS-10, No. 2, Jun. 1969, pp. 47-53.
- [WL78] Walker, M. W., and J.Y.S. Luh, Manipulator Control, Technical Report TR-EE78-12, School of Electrical Engineering, Purdue University, Mar. 1978.

APPENDIX

Below is a partial listing of the program to compute the actuator torques, i.e. one step through the iterative set of equations shown in Figure 5. The program is in symbolic form. The left hand column indicates the program step. The second and third column indicate the activity of the multiplier and adder respectively. Zeroes indicate no activity, i. e. the corresponding function unit is not initiated at that time step. All the instructions are type 1, or type 2 no-operations.

The program was assembled to correspond to the format of Figure 3 with symbolic names being assigned to specific registers in RF. This assembled form of the program was used to drive the functional simulation of the NP.

A few comments are in order about the variables used in the program below. First,  $\theta$  dot refers to  $\dot{\theta}$ , and  $\theta$  dotdot refers to  $\ddot{\theta}$ . Primed variables and variables followed by A or B are temporary variables. Other variables names are self explanatory. For example, M2 refers to the mass of link 2, R2Z refers to the center of mass coordinate of link 2, and J1XX refers to the xx component of the inertial tensor J for link 1.

PUNA ARM EXAMPLE:

STEP	MULTIPLIER	ADDER
0	S1B02 = 0DOT1 = 0I	0 = 0 = 0
1	C0B01 = 0DOT1 = 0I	0 = 0 = 0
2	S1B02 = 0DOTDOT1 = 0I	0 = 0 = 0
3	C0B02 = 0DOTDOT1 = 0I	0 = 0 = 0
4	J1XX-J1YY = 0DOTDOT1 = 0I	0 = 0 = 0
5	0DOT2 = 0I = 0B	0 = 0 = 0
6	0DOT2 = 0I = 0B	0 = 0DOTDOT2 = 0E
7	0I = 0I = 0I	0 = 0DOT2 = 0E
8	0I = 0I = 0I	0 = 0 = 0
9	0I = 0I = 0I	0 = 0 = 0
10	C0B03 = 0 = 0B	0B = 0I = 0I
11	S1B03 = 0 = 0A	0A = 0I = 0I
12	0I = 0I = 0I	0I = 0I = 0I
13	0I = 0I = 0I	0I = 0I = 0I
14	0I = 0I = 0I	0I = 0I = 0I
15	M2-R2Z = 0B = 0I	0I = 0I = 0I
16	M2-R2Y = 0B = 0I	0I = 0I = 0I
17	M2-R2X = 0A = 0I	0I = 0I = 0I
18	0I = 0I = 0I	0I = 0I = 0I
19	0I = 0I = 0I	0I = 0I = 0I
20	0I = 0I = 0I	0I = 0I = 0I
21	0I = 0I = 0I	0I = 0I = 0I
22	0I = 0I = 0I	0I = 0I = 0I
23	0I = 0I = 0I	0I = 0I = 0I
24	0I = 0I = 0I	0I = 0I = 0I
25	0I = 0I = 0I	0I = 0I = 0I
26	0I = 0I = 0I	0I = 0I = 0I
27	0I = 0I = 0I	0I = 0I = 0I
28	0I = 0I = 0I	0I = 0I = 0I
29	0I = 0I = 0I	0I = 0I = 0I
30	0I = 0I = 0I	0I = 0I = 0I
31	0I = 0I = 0I	0I = 0I = 0I
32	0I = 0I = 0I	0I = 0I = 0I
33	0I = 0I = 0I	0I = 0I = 0I
34	0DOT3 = 0I = 0A	0I = 0I = 0I
35	0DOT3 = 0I = 0B	0I = 0I = 0I
36	C0B04 = 0I = 0A	0I = 0I = 0I
37	S1B04 = 0I = 0A	0I = 0I = 0I
38	C0B05 = 0I = 0A	0I = 0I = 0I
39	C0B06 = 0I = 0A	0I = 0I = 0I
40	C0B07 = 0I = 0A	0I = 0I = 0I
41	S1B08 = 0I = 0A	0I = 0I = 0I
42	S1B09 = 0I = 0A	0I = 0I = 0I
43	C0B08 = 0I = 0A	0I = 0I = 0I
44	C0B09 = 0I = 0A	0I = 0I = 0I
45	S1B10 = 0I = 0A	0I = 0I = 0I
46	S1B11 = 0I = 0A	0I = 0I = 0I
47	C0B10 = 0I = 0A	0I = 0I = 0I
48	0I = 0I = 0I	0I = 0I = 0I
49	0I = 0I = 0I	0I = 0I = 0I
50	0I = 0I = 0I	0I = 0I = 0I
51	0I = 0I = 0I	0I = 0I = 0I
52	0I = 0I = 0I	0I = 0I = 0I
53	0I = 0I = 0I	0I = 0I = 0I
54	0I = 0I = 0I	0I = 0I = 0I
55	0I = 0I = 0I	0I = 0I = 0I
56	0I = 0I = 0I	0I = 0I = 0I
57	M2-R2Z = 0I = 0I	0I = 0I = 0I
58	M2-R2Z = 0I = 0I	0I = 0I = 0I
59	0I = 0I = 0I	0I = 0I = 0I
60	0I = 0I = 0I	0I = 0I = 0I
61	0I = 0I = 0I	0I = 0I = 0I
62	0I = 0I = 0I	0I = 0I = 0I
63	0I = 0I = 0I	0I = 0I = 0I
64	0I = 0I = 0I	0I = 0I = 0I
65	0I = 0I = 0I	0I = 0I = 0I
66	0I = 0I = 0I	0I = 0I = 0I
67	0I = 0I = 0I	0I = 0I = 0I
68	0DOT4 = 0I = 0A	0I = 0I = 0I
69	0DOT4 = 0I = 0B	0I = 0I = 0I
70	C0B11 = 0I = 0A	0I = 0I = 0I
71	S1B12 = 0I = 0A	0I = 0I = 0I
72	S1B13 = 0I = 0A	0I = 0I = 0I
73	C0B12 = 0I = 0A	0I = 0I = 0I
74	C0B13 = 0I = 0A	0I = 0I = 0I
75	S1B14 = 0I = 0A	0I = 0I = 0I
76	S1B15 = 0I = 0A	0I = 0I = 0I
77	C0B14 = 0I = 0A	0I = 0I = 0I
78	C0B15 = 0I = 0A	0I = 0I = 0I
79	S1B16 = 0I = 0A	0I = 0I = 0I
80	S1B17 = 0I = 0A	0I = 0I = 0I
81	C0B16 = 0I = 0A	0I = 0I = 0I
82	0I = 0I = 0I	0I = 0I = 0I
83	0I = 0I = 0I	0I = 0I = 0I
84	0I = 0I = 0I	0I = 0I = 0I
85	0I = 0I = 0I	0I = 0I = 0I
86	0I = 0I = 0I	0I = 0I = 0I
87	0I = 0I = 0I	0I = 0I = 0I
88	0I = 0I = 0I	0I = 0I = 0I
89	0I = 0I = 0I	0I = 0I = 0I
90	M2-R2Y = 0B = 0I	0I = 0I = 0I
91	M2-R2Y = 0B = 0I	0I = 0I = 0I
92	0I = 0I = 0I	0I = 0I = 0I
93	0I = 0I = 0I	0I = 0I = 0I
94	0I = 0I = 0I	0I = 0I = 0I
95	M2-R2Y = 0I = 0I	0I = 0I = 0I
96	0I = 0I = 0I	0I = 0I = 0I
97	0I = 0I = 0I	0I = 0I = 0I
98	M2-R2Y = 0I = 0I	0I = 0I = 0I
99	M2-R2Y = 0I = 0I	0I = 0I = 0I
100	0I = 0I = 0I	0I = 0I = 0I
101	0I = 0I = 0I	0I = 0I = 0I
102	0I = 0I = 0I	0I = 0I = 0I
103	0I = 0I = 0I	0I = 0I = 0I
104	0I = 0I = 0I	0I = 0I = 0I
105	0DOT5 = 0I = 0A	0I = 0I = 0I
106	0DOT5 = 0I = 0B	0I = 0I = 0I